Abstract-
INTRODUCTION
Energy dissipation is major concern in current technology. Energy dissipation due to data thrashing in high technology circuits and systems constructed via irreversible hardware was demonstrated by R. Landauer [1] principle which states that the thrashing of bit of data will dissipate kT*ln (2) joules of energy. In 1973, Bennett [2] , showed that in order to avoid kTln2 joules of energy dissipation in a circuit it must be built from reversible circuits. Moore's law states that the numbers of transistors will double every 18 months. Thus energy efficient plans are the call of the hour. The quantity of energy dissipated in a circuit bears a straight connection to the quantity of bits erased during computation. Reversible circuits are those schemes that do not drop data. To begin with, in reversible circuit there should be no fan-out, following for every input prototype there should be sole output prototype. As a final point, the consequential circuit has to be acyclic.
II.
OBJECTIVE The objective of selecting this topic is to compliance the nature of reversible gates in designing logic circuits. In the year 1994 Shor [4] did a amazing research work in creating an algorithm using reversibility for factorizing huge amount with enhanced efficiency compared to the conventional computing theory. Edward Fredkin and Tommaso Toffoli [5, 6] introduced new reversible gates known as Fredkin and Toffoli reversible gates based on the concept of reversibility. These gates have zero power dissipation and are used as universal gates in the reversible circuits. These gates have three outputs and three inputs, hence they are known as 3*3 reversible gates. Peres [7] introduced a new gate known asPeres gate. Peres gate is alsoa3*3 gate but it is not a universal gate like the Fredkin and Toffoli gate. Even though this gate is not universal gate it is widely used in much application because it has less quantum cost with respect to the universal gate. The quantum cost of the Peres gate is 4. HThalpliyal and NRanganathan [9] invented a reversible gate known as TR gate. The main purpose of introducing this reversibleTR gate was to decrease the garbage output in a reversible circuit. Implementation of the sequential circuit such as D-latch, T-latch, JK-latch and SR-latch using Fredkin and Feynman gate has been done. After this work more research has been done on sequential circuits using reversible gates. It is necessary to check listed logic gates before starting the research on the logic design.
The Reversible Logic
The a-input and b-output Boolean function f(c1,c2,c3…cn) referred to as (a, b) function is called reversible if:
1) The amount of outputs is the same to the amount inputs 2) Each input prototype maps to unique output prototype 1.1ReversibleLogicGate 1. 
NOT Gate
The simplest Reversible gate is NOT gate and is a 1*1 gate [11] . The Reversible 1*1 gate is NOT Gate with zero Quantum Cost is as shown in the Figure 1 .
Fig 1: NOT Gate 2.2 Feynman Gate
The Feynman gate which is a 2*2 gate and is also called as Controlled NOT and it is widely used for fan -out purposes. The inputs (A, B) and outputs P=A, Q= A XOR B. It has quantum cost one [12] . 
V.
CONCLUSION The reversible circuits shape the essential building block of quantum computers. This paper presents the primitive reversible gates which are gathered from the sources mentioned. It will be beneficial to the researchers and designers in scheming complex computing plans employing reversible gates. The extension of the paper can be in the development of digital design employing reversible logic circuits. The benefits can be laid in the areas pertaining to optical computing, quantum computing, short power CMOS, digital signal processing (DSP), cryptography, nano-technology, computer graphics.
